






EXAM 1

E1:




S D 不通叫 floating

E2:



时序图 Timing diagrams



combinational circuit 组合逻辑电路

输出只与输入有关

sequential circuit 时序逻辑电路

输出与前时间状态有关

product term 乘积项 ab

sum-of-products 乘积和 $ab+cd, ab$

Sum of minterms 最小项求和

$$y = ab + a' \text{ 折成最小项和} \\ = ab + a'b + a'b'$$

minterms numbers 最小项编号

$$ab'c = 101 \text{ 为真, 则 } m_5$$

$$a'b'c' = 000 \text{ 为真, 则 } m_0$$

$$f(a,b,c) = a'b'c' + ab'c + abc = m_0 + m_5 + m_7 \\ = \sum(0, 5, 7)$$

sum of product 和积式

$$A'B + AB'$$

外和 内积

product of sum 积和式

$$(A + B)(A' + B')$$

外积 内和

Sigma 最小项之和缩写, 用 sum of product
外积内和

$$\text{如 } Out = \sum (1, 3, 5) \\ = m_1 + m_3 + m_5 = A'B'C + A'BC + AB'C$$

pi 零项之积缩写, 用 product of sum
外积内和


$$\text{如 } Out = \prod (0, 2, 4) \\ = (A+B+C)(A+B'+C)(A'+B+C)$$

000 且 010 且 100 时
Out 才为零, 条件苛刻, 以 AND 积组成

DeMorgan's Law 德摩根定律 拆括号


$$(a+b)' = a'b' \quad (ab)' = a'+b'$$

E3: 多路选择器 multiplexor (Mux) 缩写




s ₁	s ₀	y
0	0	i ₀
0	1	i ₁
1	0	i ₂
1	1	i ₃

(解)译码器 Decoders



i ₁	i ₀	y ₃	y ₂	y ₁	y ₀
0	0	0	0	0	1
0	1	0	0	1	0
1	0	0	1	0	0
1	1	0	0	0	0

编码器 Encoders



d ₃	d ₂	d ₁	d ₀	e ₁	e ₀
0	0	0	1	0	0
0	0	1	0	0	1
0	1	0	0	1	0
1	0	0	0	1	1

* 优先编码器 priority encoders

$$d_3 > d_2 > d_1 > d_0$$

在 d_3, d_2, d_1, d_0 中同时
大的编码



编码 $d_3 d_2 d_1 d_0 = 0000$
是 unknown
因为必有一个 d 是 1

d_3	d_2	d_1	d_0	e_1	e_0
0	0	0	1	0	0
0	0	1	0	0	1
0	0	1	1	0	1
0	1	0	0	1	0
0	1	0	1	1	0
0	1	1	0	1	0
0	1	1	1	1	0
⋮	⋮	⋮	⋮	⋮	⋮

香农展开 Shannon's expansion


$$\begin{aligned} f(x, y, z) &= x'f(0, y, z) + x \cdot f(1, y, z) \\ &= x' \cdot [y'f(0, 0, z) + yf(0, 1, z)] + \dots \end{aligned}$$

$$\begin{aligned} \text{例} \quad f(x, y, z) &= yz + xy z' + x'y'z \\ &= x f(1, y, z) + x' f(0, y, z) \\ &= \dots x(yz + yz') + x'(yz + y'z) \end{aligned}$$

使用香农展开可抽取变量

EXAM 2

E4: SR锁存器 SR Latch




'set' 'reset'		q
s	r	q
0	0	Previously-stored bit 保持
0	1	0 ("Reset") 清0
1	0	1 ("Set") 置1
1	1	Unknown 振荡

为了解决RS锁存器带来的问题（RS不能同时为1），在此基础上，添加两个与门和一个非门，即可避免这种情况。升级版电路名字就叫D锁存器。

但是D锁存器同样存在它的问题，那就是无法去除输入的毛刺（换句话说，对毛刺很敏感）。可以看到当E端为0的时候，R端也会恒为0，S端则等于D端输入，亦即是此时输出直接等于输入。所以在E=0的时候，输出完全跟随输入（哪怕输入存在毛刺/抖动，这在电路中十分常见!!!）

D锁存器 D Latch




'enable'		q
e	d	q
0	0	Previously-stored bit (d is ignored) 保持
0	1	Previously-stored bit (d is ignored) 保持
1	0	0 (d is stored) 0
1	1	1 (d is stored) 1

时钟 clock

上升沿 rising edge $clk \rightarrow$

状态机FSM (Finite state Machine)

由寄存器和逻辑组成, 按照控制信号预先设置的状态, 进行转移的数学模型



可由状态图写状态表(时序)

next present
 Q^* 次态 Q 现态
 (下一次)

	Q	a	Q^*
S ₀	00	0	00
	00	1	01
S ₁	01	0	01
	01	1	10
S ₂	10	0	10
	10	1	11
S ₃	11	0	00
	11	1	00

可再写出公式 $Q_1^* = \dots$

$Q_2^* = \dots$

组合逻辑电路 combinational circuit

时序逻辑电路 sequential circuit

ES: 补码 complement

原码"1,0"取反,值加1

符号数 signed number $\begin{cases} 0 \text{ 打头 作正数} \\ 1 \text{ 打头 作负数} \end{cases}$

Overflow 溢出

指 正加正 或 负加负 超出,进位数

对4位符号数 (-8~7)

$$\begin{array}{ccc} 0010 & + & 0011 = 5 \text{ OK} \\ 2 & & 3 \end{array}$$


$$\begin{array}{ccc} 0111 & + & 0001 = 1000 \text{ overflow} \\ 7 & & 1 \quad -8 \end{array}$$

$$\begin{array}{ccc} 1111 & + & 1111 = (1)1110 \text{ OK} \\ -1 & & -1 \quad -2 \end{array}$$


正加负一定不溢出

$$\begin{array}{ccc} 1000 & + & 0111 = 1111 \text{ OK} \\ -8 & & 7 \quad -1 \end{array}$$


E6 比较器 Comparators



加/减 计数器 Up/down counters



E7: 三态门 three-state buffer



当 $b=1$ 时通路

$$y = a$$


当 $b=0$ 时断路

$y = \text{高阻态}$

high impedance

E8 寄存器 Register

Writing 写 W
Reading 读 R



EXAM #3 week 8-14

● 香农展开 Shannon's expansion

$$n1(0,0,x) = 0$$

$$n1(0,1,x) = x$$

$$n1(1,0,x) = x$$

$$n1(1,1,x) = 0$$

$$n0(0,0,x) = x$$

$$n0(0,1,x) = 0$$

$$n0(1,0,x) = 0$$

$$n0(1,1,x) = 0$$

$$y = s1's0$$

使用香农展开可抽取变量

● 补码 complement 原码"1,0"取反,值加1得补码

符号数 signed number $\begin{cases} 0 \text{ 打头 作正数} \\ 1 \text{ 打头 作负数} \end{cases}$

● Overflow 溢出

指正加正或负加负超出进位数

对4位符号数(-8~7)

$$0010 + 0011 = 5 \text{ OK}$$

$$2 + 3$$

$$0111 + 0001 = 1000 \text{ overflow}$$

$$7 + 1 = -8$$

$$1111 + 1111 = (1)1110 \text{ OK}$$

$$-1 + -1 = -2$$

正加负一定不会溢出


$$1000 + 0111 = 1111 \text{ OK}$$

$$-8 + 7 = -1$$

● MUX实现多功能计算: ALU


F ₁	F ₀	A ₁ A ₀	B ₁ B ₀	C ₀	A ₁ A ₀ +B ₁ B ₀ +C ₀	
0	0	A ₁ A ₀	00	0	A ₁ A ₀	Pass A
0	1	A ₁ A ₀	B ₁ B ₀	0	A ₁ A ₀ +B ₁ B ₀	A+B
1	0	A ₁ A ₀	(B ₁ B ₀)'	1	A ₁ A ₀ -B ₁ B ₀	A-B
1	1	00	00	0	00	00

V₀ → V₁₉ input




F₁, F₀作 s₁, s₀ 选择

Register Files 4位寄存器



Write 写 Read 读 Input 输入

Controlling Register Transfers 特殊功能寄存器?




A, A₀ 选址

$RO < RO + M1 : RO + M1$ 给 RO

R/W' 给 0 加载 $In(t)$, 并输出原值
给 1 不变,

选址 $RA=00$ $MA=01$
读写 $RD/RW'=0$ 只读 $MR/mw'=1$
 $DS=0$ $S, S0=00$ 选加功能

HLSM 状态机



i, j 用寄存器, 加载上一个状态的 E 值 (input)

y 同理

id_i, id_j, id_y 即对应 reg 使能端 enable

S_3, S_1, S_2
 S_0

● 蕴含项那茬

- An **implicant** of a function is a term that covers only minterms in the function's on-set
- A **prime implicant** of a function is an implicant that cannot have a literal removed without becoming a non-implicant
- A function's **minimal cover** is an expression for the function, having the fewest terms, each with the fewest literals
- An **essential prime implicant** is the only prime implicant to cover a particular minterm in a function's on-set

28

minterms 最小项: 每个单元格

AB	00	01	11	10
0	1		1	
1		1	1	

Don't cares 无关项: 可有可无的"x"值

	1		1	
		x	1	x

implicant 蕴含项: "圈", 每种可能的圈就是一个它

prime implicant 主要, 质蕴含项: 不能和其他圈合并成更大的主要圈

AB	00	01	11	10
0	1		1	
1		1	1	

4个圈

网易QQ共有周杰伦版权

essential prime implicant 实质本源蕴含项: 至少有一个独有项的最大

网易、QQ 独占歌曲

AB	00	01	11	10
0	1		1	
1		1	1	

3个圈

例: 已知 $F(w,x,y,z) = \sum(2,3,7,8,12,13)$ $D(w,x,y,z) = \sum(0,6,10)$

$w \backslash yz$	00	01	11	10
00	X		1	1
01			1	X
11	1	1		
10	1			X

Prime Implicant	Essential or not?
$w'y$ 大圈	essential
$x'z'$ 4角大圈	not essential 可消失
$wy'z'$	not essential 可消失
wxy'	essential

sum of products: 最简 prime 组合 + 最少 not essential

$$F = w'y + x'z' + wxy'$$

● Moore 和 Mealy 状态机的转化

Moore 圈上才变化, 等CLK

Mealy 箭头上变化, 立即

moore to Mealy

moore

Present	Next state		Output
	in=0	in=1	
s0	s5	s2	0
s1	s0	s5	1
s2	s0	s5	0
s3	s4	s3	1
s4	s4	s3	0
s5	s1	s0	1

↓
mealy

Present	in=0		in=1	
	Next	Output	Next	Output
s0	s5	1	s2	0
s1	s0	0	s5	1
s2	s0	0	s5	1
s3	s4	0	s3	1
s4	s4	0	s3	1
s5	s1	1	s0	0


Mealy to Moore

Mealy

已知

Present	in = 0		in = 1	
	next	output	Next	output
A	B	0	C	1
B	C	0	B	1
C	A	0	B	0

in/out



因从不同态, 到B/C output


不一致

图分裂为B0, C0, C1态

B0表Output为零的B, 同理C

Moore

Present	Next state		Output
	in = 0	in = 1	
A	B0	C1	0
B0	C0	B1	0
B1	C0	B1	1
C0	A	B0	0
C1	A	B0	1



● Partition 分区法?

已知

Present	$x=0$ Next, Output	$x=1$ Next, Output
s_0	s_2 0	s_1 0
s_1	s_4 1	s_1 1
s_2	s_3 1	s_2 1
s_3	s_3 0	s_0 0
s_4	s_4 0	s_0 0

简化：
1. 同样output值?

2. next state 到自己或同一状态?(同 x 下)

3. 再基于分组再化简

$$1. G_1 = \{s_0, s_3, s_4\}, G_2 = \{s_1, s_2\}$$

$$2. G_1 = \{s_0\}, G_2 = \{s_3, s_4\}, G_3 = \{s_1\}, G_4 = \{s_2\}$$

由 $s_3=s_4$ 合并, s_1 与 s_2 也同next state

$$3. G_1 = \{s_0\}, G_2 = \{s_1, s_2\}, G_3 = \{s_3, s_4\}$$


● 延迟 in pipelining 流水线

Minimum clock period 最小时钟长度(要求)
 即 $\geq$ 最大延时部件

Throughput 吞吐量: 新output更新时间

Latency 延迟 遍历流程所需时间

假设 reg 无延迟



Minimum clock period: 2ns

Throughput: 2ns

Latency

: 4ns

X 2 个部件
 2个CLK, $\rightarrow$ 4ns

● Carry Look ahead 超前进位加法器 加快加法计算

$$C_1 = G_0 + P_0 C_0$$

$$C_2 = G_1 + P_1 C_1$$

$$C_3 = G_2 + P_2 C_2$$

⋮

$$G_i = a_i \cdot b_i \text{ 与}$$

$$P_i = a_i + b_i \text{ 或}$$